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!BSTRACT
The growth of the Internet in recent years has led to an enormous increase of the
number of routing table entries. Address tables in IP routers require efficient and
compact implementation to allow fast lookup of IP addresses. One solution for fast
address lookup in software is to use the LC-trie data stucture. The search depth for the
LC-trie increases slowly as function of the number of entries.
This master thesis discusses the performance of the fast address lookup in the LC-trie
algorithm. The main focus of this master thesis is to use the instruction set simulator,
SimICS for performance evaluation of the address lookup in the LC-trie algorithm.
The address lookup is performed for 100000 addresses in a LC-trie. The results are
measured in terms of number of memory accesses and number of executed instruction
per address lookup.
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 )NTRODUCTION
In this chapter a brief overview of the bottleneck problem in the router and the LC-
Trie algorithm [1] is given as well as a description of the aim of this thesis.
A router is a device that chooses different paths for the network packets, based on the
addressing of the IP (Internet Protocol) frame it is handling. Different routes connect
to different networks. The router will have more than one address, as each route is
part of a different network. One of the most fundamental operations in a router is the
routing table search process. The router must search a forwarding table using the IP
destination address as its key, and determine which entry in the table represents the
best route for the packet towards its destination.
IP addressing is based on the concept of hosts and networks. A host is essentially
anything on the network that is capable of receiving and transmitting IP packets on
the network, such as a workstation or a router. The hosts are connected together by
one or more networks. An IP address is 32 bits wide. It is composed of two parts: the
network number, and the host number. By convention, it is expressed as four decimal
numbers separated by periods, such as "200.1.2.3" representing the decimal value of
each of the four bytes. Valid addresses thus range from 0.0.0.0 to 255.255.255.255, a
total of about 4.3 billion addresses.
 "ACKGROUND
The growth of the Internet in recent years has led to an increase (for example 40K
entries) of the number of routing table entries. Further on with upgrade from IPv4 to
IPv6 will increase the size of the address field from 32 bits to 128 bits, with network
prefixes up to 64 bits in length. And the ever-expanding number of networks and
hosts on the Internet is pushing routing table sizes higher and higher. The address
lookup must be performed fast even though the routing tables are large. The rapid
growth of the Internet traffic as well demands higher performance of the network. The
development of the transmission technology has moved the bottleneck in the network
from the link to the routers where the address lookup in the forwarding table has the
key role. There are different proposals in order to take care of this kind of problem
e.g. by improving and developing algorithms implemented in software or hardware.
The performance and efficiency of a router depends to a large extent on the speed of
the routing table address lookup. The LC-Trie algorithm used by G. Karlsson and S.
Nilsson [1] is a recent technique that is able to support Gb/s throughput. A search
operation is performed fast and efficiently in the LC-Trie algorithm, which is a result
of the path compression (each internal node with only one child is removed) and level
compression (replacing the I highest complete levels of the binary trie with a single
node of degree I2 ) of the original binary trie.
Since the path compression shortens the search path and the level compression
decreases the size of trie, the search operation is performed faster because the needed
number of memory accesses is reduced for searching the forwarding table.
2 3IM)#3
SimICS [2] is a system level architecture simulator developed at SICS [3]. SimICS
supports unix emulation and gathers statistics of instruction cache and execution
profiling. SimICS is used in the performance analysis of the address lookup
performed in the LC-Trie algorithm.
 !IM OF THE MASTER THESIS
The goals of this master thesis are to evaluate the performance of the LC-Trie
algorithm with respect to the number of instructions, memory references and cache
behavior performed during address lookups, and to evaluate the possibilities to
enhance the performance of the address lookup in the LC-Trie algorithm by using the
results from the simulation.
 /RGANISATION OF THE MASTER THESIS
The rest of the Thesis is organised as follows. In chapter 2 the routing principles are
explained. In chapter 3 an introduction about how SimICS is used as a performance
debugger is given and finally in chapter 4 the results of the performance analysis and
conclusions are discussed.
3 2OUTING AND ADDRESS LOOKUP
The purpose of this section is to review some terms and principles of IP-routing [4],
[5], [6], and discuss the LC-trie algorithm as a solution to the bottleneck problem in
routers during address lookup.
 )NTERNETWORK
An internetwork can be described as a number of different networks connected by
several intermediate networking devices functioning as one large network. When
implementing an internetwork, connectivity, reliability, network management and
flexibility must be considered in order to establish an efficient internetwork. In Figure
1 an example of an internetwork is illustrated.
&IGURE: An internetwork created by connecting different network technologies.
 2OUTERS IN GENERAL
A router handles the task of forwarding IP-packets and gathers information of the
network topology. The topology of the network routing is discovered by using a
routing protocol and the topology is used when the routing table is calculated.
To determine the optimal path to a destination, routing-algorithm uses routing table.
Every routing algorithm builds and maintains these tables with different route
information. When an incoming packet arrives into a router the router checks the
destination address of the packet and associates this address with next-hop address in
the routing table; this operation is known as address lookup.
 2OUTING
Routing is the selection of paths for packets. A router’s two main functions are
determination of the optimal routing path and the transport of the packets through the
network. There are several activities involved in these operations such as buffering,
scheduling, switching and address lookup.
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4&IGURE  This is an example of routing in a LAN.
 2OUTING PROTOCOLS
Routers use routing protocols to maintain information about network topology. The
most used protocols are Routing Information Protocol (RIP) and Open Shortest Path
First (OSPF). RIP is the old routing protocol used in TCP/IP where the whole routing
table is sent during a routing update. The new routing protocol used in the TCP/IP is
OSPF, which sends only the last changes in the routing table. For routing between
autonomous systems, an external routing protocol, like External Gateway Protocol
(EGP) or Border Gateway Protocol (BGP) is used.
 2OUTING TABLE
The core of every router is the routing table. Routers do routing lookup in the routing
table to determine the forwarding address, which results in the next-hop address on
the path towards the destination. Each entry of the routing table for IP addresses has
two fields: an address prefix and a next-hop address. The address prefix represents a
group of addresses and consists of a network identifier field (an IP address) and a
prefix length. It is not necessary that the network identifier should be the same for one
address in all other routers. The next-hop field defines how the packet should be
forwarded. It is necessary for a core router in the Internet to recognise all network
identifiers, which is why the routing table in core routers has no default entry and it is
the reason that the core routing table tends to be large. In case there is no matching
prefix in the routing table most routers have a default route. This entry has a prefix of
zero size for matching all addresses.
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5&IGURE  An example of a routing table for TCP/IP.
Figure 3 illustrated an example routing table. The prefix 193.52.7.0/24 in the table,
which is a 24 bits long prefix, represents all IP addresses with the first 24 bits equal
193.52.7.0. Packets with a destination address matching this prefix are routed next to
192.7.2.1.
 0ACKET FORWARDING
The process that moves packets from the incoming port to the outgoing port of a
router is called forwarding (see Figure 4). This process consults the forwarding table
information, which is an optimised representation of the routing table used for the
actual address lookup. The performance of the router depends to a large extent on
how fast it does the address lookup during the forwarding process.
&IGURE  Forwarding table and routing table in the IP-packet forwarding.
 !DDRESS ,OOKUP
Address lookup is based on the longest prefix match in the forwarding table. In the
forwarding table prefixes are network identifiers which are stored in binary strings
that has a variable length from 8 to 32 bits in IPv4. The result of this operation is a
next-hop address that should be used for the packet. The next-hop address is used to
find the physical-link address for the next down stream router when the
interconnection is via a shared-medium network. Address lookup algorithms are
usually organised and based on either hash functions or tree techniques.
.ETWORK ADDRESS PREFIX .EXTHOP ADDRESS
193.52.7.0 / 24 192.7.2.1
192.7.6.0 / 24 192.7.6.32
194.65.0.0/ 24 194.36.75.2
72.0.0.0/ 24 193.2.20.5
0.0.0.0/ 0 192.37.5.1
)0&ORWARD
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6 2EPRESENTATION OF FORWARDING TABLE
The network prefix data or other variable length binary data is presented by a trie. !
TRIE IS A TREE DATA STRUCTURE WHERE EACH BINARY STRING OR ELEMENTS (Figure 5.a) IS
REPRESENTED BY A LEAF IN A TREE STRUCTURE 4HE VALUE OF THE STRING CORRESPONDS TO THE
PATH FROM THE ROOT OF THE TREE TO THE LEAF (Figure 5.b). A left branch denotes 0 and a
right branch denotes 1. When increasing the number of the nodes this representation
become inefficient as the trie needs a large memory space and the average depth of
the tree increases linear as a function of the string size, which causes a longer search
time in the trie.
&IGURE B: Binary tree representation (breadth first order).
There are several methods to solve these problems such as AVL-tree, balanced tree or
LC-trie techniques. The last mentioned method, the LC-trie algorithm, modifies the
binary tree by path- and level compression to a more compact trie with fewer levels
and a more space efficient structure.
The main purpose of this algorithm is to make the routing table as small as possible,
which should make it possible to take advantages of faster caching techniques. It is
desirable in order to develop a space efficient structure for representation of the
forwarding table, Figure 6, which leads to less and faster memory accesses during
lookups i.e. fast address lookup.
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0 0000
1 0001
2 00101
3 010
4 0110
5 0111
6 100
7 101000
8 101001
9 10101
10 10110
11 10111
12 110
13 11101000
14 11101001
&IGURE A
7&IGURE : Cache with the last recently used routes speeds up the address lookup.
 0ATHCOMPRESSION
The path-compression technique shrinks the average depth of the trie. When using the
path-compression method each internal node with only one child is removed, i.e.
SPARSELY POPULATED parts of the trie are compressed. The number of bits that have been
skipped on each path is stored as the skip value in the corresponding node. The total
number of nodes in a path-compressed binary trie is exactly N, where n is the total
number of leaves in the trie. The path-compressed binary tree, Figure 7, also known
as the Patricia tree, is a well-known method to decrease the search cost [7] in the
binary trie.
The significant effect of the path-compressed binary trie is the overall size reduction.
&IGURE : The path-compressed trie of the binary trie showed in Figure 6.
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8 ,EVELCOMPRESSION
The second compression technique used in the LC-trie data structure is Level
compression. Level compression makes it possible to compress the most DENSELY
POPULATED parts of the trie and decrease the size of the Patricia trie. The idea is that on
each subtrie replace recursively the I  highest complete levels of the binary trie with a
single node of degree I2 [1]. In Figure 8 the level-compressed trie is shown. The
compressed levels are marked by shadowed rectangles in Figure 7.
&IGURE  The level-compressed trie of the trie showed in Figure 7.
A level-compressed trie, LC-trie, is a multi-digit [8] trie with following properties:
- the degree of the root is I2 , where I is the smallest number such that at least one
of the children becomes  a leaf;
- each child is a level-compressed trie[8].
If the I  highest levels of the trie are complete but level 1+I  is not complete, the I
highest levels are replaced by a single node of degree I2 in a top down operation.
The expected average [8] of the depth of a LC-trie for an independent random sample
with a density function that is bounded from above and below is:
( )
 , 
else   0
1n if  log
 

 >Θ ∗ N
where N∗log  is the iterated logarithm function[8],
( )NN loglog1log ∗∗ += , 11log* = .
 ,#TRIE ALGORITHM
The forwarding table consists of:
- The LC-trie structure
- The base vector
- The next-hop table
- The prefix vector
The LC-trie structure is represented by an array. Each entry in the array represents a
node in the trie. Each external node (leaf) of the LC-trie contains pointers into a BASE
VECTOR
The base vector is the largest part in this structure and contains all complete strings
(string size = 32-bits). Each entry in the base vector contains complete strings, one
pointer to the next-hop table and one pointer to the prefix table. The next-hop-table is
0 1
2 3
4 5
6
7 8
9 1110
12
1413
Skip=2 Skip=4
9an array where all possible next-hop addresses are stored. The prefix table contains
information about strings that are proper prefixes of other strings, and the reason why
the prefix table is needed is that at the internal nodes of the LC-trie do not contain
pointers to the base vector. As a result of optimizing the trie some of the information
in the trie is removed. But the search operation needs to compare the search IP-
address (key) with complete IP-addresses somehow. The complete addresses are
stored in a base vector and from each external node (leaf) there is a pointer into this
vector. Each entry in the prefix table contains a number that indicates the length of the
prefix; this number as in the base vector is not necessarily stored explicitly.
The base vector is used in the first step of the search operation. If the search address is
found in the base vector table the corresponding next-hop address is used. If a match
does not occur during the first step the information in the prefix table is used and the
search routine checks the entries in the prefix table for a less specific match.
 !RRAY REPRESENTATION OF THE ,#TRIE
The array representation of the LC-trie (Figure 8) is showed in Figure 10. Using
consecutive memory is a way to reduce the size of the data structure. Each node,
Figure 9, which is 32 bits, is stored in an array (Figure 10), which makes it possible to
use only one pointer to the leftmost child instead of using a set of children pointers in
each node. Each node is represented by three numbers: the first 5-bits represent the
branching factor, the next 7-bits the skip value and the last 20-bits is a pointer to the
leftmost child node in the trie.
&IGURE  The LC-trie node with 32 bits.
The branching factor, K, (the number of the descendants of the node) is a number of
power of 2, K2 , where K by using 5-bits can represent the maximum branching of
312 = 2.147483e+09. The skip value (7 bits) is the number of skipped bits at the node
that represents values in the range from 0 to 127. The pointer to the leftmost child (20
bits) makes it possible to store at least 524288219 =  strings.
"RANCHING FACTOR 3KIP VALUE 0OINTER TO THE LEFTMOST CHILD
5-bits 7-bits 20-bits
A node in the LC-trie is an
unsigned long integer.
31
0
10
&IGURE : The Array representation of the LC-trie in Figure 8, where each entry
represents a node.(k= branching factor).
As an example of an array representation of the LC-trie, when traversing the LC-trie
in breadth first order, the root of the LC-trie (Figure 8), node number zero, is stored at
the entry number zero in the array (Figure 10). The root node has 8= 32  descendants
or branches which means the branching factor is 3, k=3. The skip value at root node is
0. The pointer at this node points to the leftmost child, because the leftmost child is an
internal node, which is node number one (the branching factor k 1≥ ).
Entry number 1 contains node number 1. This node in the LC-trie has 2= 12  branches
which means that the branching factor is k=1. The skip value is zero at this node. The
pointer points to the leftmost child (k=1) which is the internal node number 9.
The entry number 9 in the array contains node number 9 which is a leaf. The
branching factor at a leaf is zero. The skip value at node number 9 is zero. Because
the node is a leaf (k=0) the pointer points to the base vector where the string 0 is
stored.
 4HE 3EARCH OPERATION IN THE ,#TRIE
Let S be the binary string searched for and let EXTRACT (S, k, m) be a function that
returns the number given by the m-bits starting at position k in S.
The tree is represented by an array T[i].
Step 1- Start the search at the root node in the tree, root = T[0].
%NTRY Branch Skip Pointer
 3 0 1
 1 0 9
 0 2 2
 0 0 3
 1 0 11
 0 0 6
 2 0 13
 0 0 12
 1 4 17
 0 0 0
 0 0 1
 0 0 4
 0 0 5
 1 0 19
 0 0 9
 0 0 10
 0 0 11
 0 0 13
 0 0 14
 0 0 7
 0 0 8
A node has k2 children , if k 1≥
A node is a leaf, if k=0.
The number of bits that should be
skipped during a search operation.
If the node is internal, k 1≥ : A
pointer to the leftmost child,.
If the node is a leaf, k=0: A
pointer to the Base vector,.
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Step 2- Skip “skip value”-bits in the search key.
Step 3- If the node is a leaf  (branching factor = 0) then the corresponding pointer
points at the base-vector which contains the complete string and denotes the address.
Else extract k-bits (the branch factor) from the search key S, and add the value of
these bits to the search key pointer and then go to the new entry and continue with
Step 2.
Step 4- Compare the found key with the search key. If they match, return the next-hop
address, else use the prefix vector for a less specific match and then go to the next-
hop vector.
 If a match occur one memory lookup is needed for every node traversed (level), and
two additional memory accesses for the base vector and the next-hop (considering the
size of the next-hop table the lookup in this table is fast). But if the searched string is
not found in the base vector table one additional memory lookup is performed in the
prefix table.
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 0ERFORMANCE EVALUATION AND TUNING USING 3)-)#3
The purpose of this section is to explain how to use SimICS when studying address
lookup in the LC-trie algorithm.
 )NSTRUCTION SET SIMULATION
Instruction set simulation is a powerful tool for performance debugging and analysis
of programs in different environments. An instruction set simulator runs the programs
by simulating the effect of each instruction on a target machine, one instruction at a
time, which is also called program-driven simulation.
Each performed address lookup needs a number of memory references. The memory
access is generally one of the most important time consuming operations. Therefore it
is necessary to study how the address lookup in LC-Trie algorithm uses the available
environment. In the performance analysis the behaviour of the instruction cache miss
and hit rates and the translation look aside buffers are significant. SimICS is the
available and suitable tool for this performance analysis.
SimICS is an instruction-set simulator developed at the Swedish Institute of Computer
Science (SICS). SimICS is able to support one or multiple SPARCv8 processors,
physical address spaces, system level calls and emulation of the SunOS 5.x operating
system for direct analysis of user-level programs. SimICS enables the programmer to
analyse both debugging and performance profiling i.e. it can profile data and
instruction cache misses, translation look-aside buffer misses (TLB), virtual memory
events and instruction counts. SimICS emulates the SunOS 5.x kernel by explicitly
emulating the program’s system calls, which includes support for multitasking as well
as multiprocessing. This Unix emulation mode can be disabled, in which case SimICS
will emulate the target machine at the system architecture level (sun4m) allowing
operating system code to run unmodified. The core of SimICS is a threaded-code
interpreter that executes programs by running a central fetch-decode-execution loop.
SimICS interface is command-line oriented and by using it as a back-end to GDB
provides a source code debugging environment.
 3TARTING 3IM)#3 FOR SIMULATION
 #OMPILING OF THE SOURCE CODE
The GCC compiler was used to compile the source code. Three important tasks to
perform before compilation of source code are:
1- Choose static linking
2- Set the optimisation level
3- Set the debugging flag
13
 3TART PLAIN 3IM)#3
SimICS is started with the “simics” command. It is possible to start SimICS in
command line mode or script mode.
&IGURE  The information generated when SimICS is started.
Each time we run SimICS a log file “.simics-log” is generated by SimICS as well as
the normal output from the program (Figure 11). The ".simics-log" contains all the
commands given to SimICS during the runtime and can be used as a script file to
SimICS. The default name of the script file is “.SIMICS” and if the script file already
exists SimICS reads this file. The “-n” flag after the start command "simics" tells
SimICS to ignore the default script file ".simics". The "-x" flag enables SimICS to
start with a different script file than the default script file.
 ’$" 3IM)#3
The SimICS distribution includes a modified version of GDB, the GNU debugger,
called "gdb-simics" which can support running SimICS as a back-end. The modified
GDB is able to run as a front-end to SimICS. Any command that GDB does not
understand is passed to SimICS. GDB is run as a front-end to SimICS by using the
command “GDBSIMICS”. In this mode SimICS reads the script file ".GDBSIMICS"
instead of "SIMICS. The target is chosen by the command “TARGET SIMICS ”. The
“TARGET SIMICS  command tells GDB to start a background SimICS process. The
communication between GDB and the SimICS process (SimICS backend) is done via
a pipe. By using "sim" before a command the user can ensure that SimICS will handle
this command.
 ,OADING EXTENSIONS AND DATA CACHES IN 3IM)#3
SimICS can be extended at run-time by using the “LOADOBJECT EXTENSION”
command. This command uses the Solaris 2.x support for dynamically loadable
modules. Examples of modules that can be loaded into SimICS are sunos, new cache
hierarchies (super-sparc or generic-cache), TLB simulator and devices.
1001 scheutz $ simics
  +------------+      Copyright 1998 by Virtutech, All Rights Reserved
  | Virtutech     |      Copyright 1991-1997 by SICS, All Rights Reserved
  | SimICS/V8  |      Version: Alpha .93 (Mon Dec 14 13:22:00 CET 1998)
  +------------+      Variant: (TRANS) (GCC 2.7)
  www.simics.com      Processor: 'Sparc V8 (v1.0)'
Type 'license' for details on warranty, copying, etc.
Type 'readme' for further information about this version.
SimICS log file opened as '.simics-log'
SimICS>
14
 ,OADING EXTENSIONS
For running SimICS in user-mode the command “LOADOBJECT SUNOS” is used. This
extension provides emulation for the SunOS 5.x binary interface and allows normal
Solaris binaries to be run directly on SimICS.
In the SimICS distribution two memory hierarchy extensions are included: supersparc
and generic-cache. The “supersparc” extension provides simulation of on-chip data
and instruction caches. The Super SPARC chip has the following cache configuration:


⇒
⇒
e.associativway -5 lines, byte-64    20
e.associativset way -4 lines, byte-32   16
NINSTRUCTIOKBYTE
DATAKBYTE
This cache extension supports a uniprocessor and does not simulate coherency. With
the command: “LOADOBJECT SUPERSPARC” this hierarchy is simulated.
The default cache hierarchy in SimICS is "generic-cache", which provides unified
(data and instruction cache) support. This data cache supports multiple processors and
is easy to configure.
 #ONFIGURATION OF DATA CACHES GENERICCACHE	
The data cache can be configured dynamically by setting the following cache
parameters: associativity, line sizes, number of lines and miss penalty values.
For example set the generic cache parameters to:
&IGURE  SimICS commands.
Then initiate this configuration by the “INIT” command and it is possible to simulate a
1 Mbyte direct-mapped unified cache with 64-byte lines.
 ,OADING AND RUNNING THE PROGRAM
The “LOADUNIX” command fetches a program binary into the memory. The command
"LOADUNIX" followed by the program name and arguments list loads a program and its
arguments into the simulated memory. The user should remember to define all
arguments to the program in closed quotation marks:
LOADUNIX  PROGRAM BINARY NAME ARGUMENT  ARGUMENT  .
For example load-unix "trietest" "routing-table  traffic-file", if the marks are missing
SimICS will not be able to read the arguments routing-table and traffic-file.
SimICS is a system-level simulator, which means it is able to run multiple processes
simultaneously. The system call "_EXIT" forces SimICS to clean up after the process
and restore the allocated memory regions for the corresponding process. Used by its
own the exit call will result in SimICS losing the statistics, so before the system call
"exit" is reached the execution should be stopped by setting a breakpoint with the
"SYSBREAK" command. The simulation of the program in SimICS is run with the "C"
$simcacheassoc = 1
$simcachelinecount = 16384
$simcachlinesize = 64
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command which is an abbreviation for "continue". By the " sim help  <argument>"
command the user can be sure that the command is passed to SimICS. In case the
"help <argument>" command is used the command is passed to the debugger and then
if it fails the command is passed to SimICS.
 (OW TO USE 3IM)#3 FOR PERFORMANCE DEBUGGING
In order to improve a program the first goal in performance debugging is to locate the
most time consuming part or parts of the program. The instruction cache hit/miss ratio
and the translation look-aside buffer are the most important events to examine in
performance debugging.
 0ERFORMANCE ANALYSIS
A useful command for performance analysis is “PROFWEIGHT”, which gives statistics
such as instruction cache hit and miss ratio, and the tlb-misses for the most expensive
parts of the code. Further more the PROFWEIGHT command gives the physical and
virtual addresses of these events which is used as a map for performance debugging.
Before using this command the weight parameter should be set. The command “PROF
INFO” shows the weight parameters, which are different in different cache hierarchies.
For example we can get information about the weight parameters which are active in
different cache hierarchies as is illustrated in Figure 13 and Figure 14 by using
SimICS command "prof-info". The number of active profilers in the super-sparc is 8
and in generic-cache is 4.
&IGURE  The command prof-info is used for a list of active profilers. Each column
explains the active profiler and the corresponding  weight parameter.
&IGURE  The number of profiler is 4 in generic-cache.
(gdb-simics) prof-info
Active profilers, from “left to right”:
Column 1: Instruction cache misses caused by program line ($SIM_SS_INSTR_MISS_WEIGHT =0.0000)
Column 2: Cache misses (writes) caused by program line ($SIM_SS_WRITE_MISS_WEIGHT = 0.0000)
Column 3: Cache misses (reads) caused by program line ($SIM_SS_READ_MISS_WEIGHT = 0.000000)
Column 4: TLB misses passed on to Unix emulation ($SIM_TLB_MISS_WEIGHT = 0.000000)
Column 5: Number of (taken) branches *to* the code block ($SIM_TO_WEIGHT = 0.000000)
Column 6: Number of (taken) branches *from* the code block ($SIM_FROM_WEIGHT = 0.000000)
Column 7: Count of instruction execution (based on branch arcs) ($SIM_PC_WEIGHT = 0.000000)
Column 8: Number of addresses from which instructions have been fetched ($SIM_INSTR_WEIGHT =
0.000000)
(gdb-simics) prof-info
Active profilers, from 'left to right':
Column 1:  Number of (taken) branches *to* the code block ($SIM_TO_WEIGHT = 0.000000)
Column 2:  Number of (taken) branches *from* the code block ($SIM_FROM_WEIGHT =0.000000)
Column 3:  Count of instruction execution (based on branch arcs) ($SIM_PC_WEIGHT = 0.000000)
Column 4:  Number of addresses from which instructions have been fetched
($SIM_INSTR_WEIGHT = 0.000000)
16
For example to obtain statistics of the write miss rate of the instruction cache the
corresponding parameter must be set as is illustrated in Figure 15.
&IGURE  The weight assigned to each profiler value is set by environment variables
In this example weight value is set to 1.
The PROFWEIGHT BLOCK SIZE   TOP COUNT   command has two arguments; the
block size and the top count. The <top count> parameter is the number of memory
blocks to list, default top count is set to 10. The optional <block size> parameter is the
chunk size over which to aggregate values, the default value is set to 4.
In the example shown in Figure 16 the profiling statistics of the top 5 blocks, each of
size 64 bytes is generated. In this profiling result the number of the most instruction
cache  misses and where (the physical and virtual addresses) they occurred is
explained.
&IGURE  The result of the profiling for instruction cache misses.
The marked column in Figure 16 shows the number of instructions cache misses
which occurred at each block; in this example they are 2. Each block is distinguished
by different physical and virtual address intervals. Totally in the top 5 blocks 10
instruction have misses occurred which is only 2% of the totally 460 instruction
misses. The 450 or 98% of instruction misses are not shown in this example of
profiling.
 $ISASSEMBLING INSTRUCTIONS
As described in 3.5.1 a map is established of the memory in order of the top five
blocks where the most instruction misses occur. By using the address information
(Figure 16) it is possible to look closer at each memory block. By using the “x
<virtual address>” command it is possible to disassemble the contents of these
memory blocks. The correct “x” command syntax in SimICS is “ s x <virtual
address>”, whilst in GDB the syntax it is “x /<8i> <virtual address>”.
(gdb-simics) $SIM_SS_INSTR_MISS_WEIGHT =1
-> 1
(gdb-simics) prof-weight 64 5
Weighted profiling results:
   Physical         Virtual         ( source )
  0x00004600  0x00010600 (pid 1001)         2.00
  0x00004900  0x00010900 (pid 1001)         2.00
  0x00004b00  0x00010b00 (pid 1001)         2.00
  0x00004d00  0x00010d00 (pid 1001)         2.00
  0x00004f00  0x00010f00  (pid 1001)         2.00
Sum:                   10.00 ( 2%)
Not shown:            450.00 (98%)
System total:         460.00
(gdb-simics)
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The pipe communication between SimICS-backend and GDB might get out of synch
and to remedy this problem use the “flush” command is shown in Figure 17.
&IGURE  Flush is used to avoid trouble between SimICS and GDB
The other commands, which are used for disassembling, are  LISTARGUMENT  and
LISTDETARGUMENT  commands. The argument that follows these commands is a
virtual address, a line number interval or a function name. The  LISTDET  command is
more useful and flexible than the  LIST  command because the information generated
by the “list-det” command covers a wider area of information and provide the same
information as "LIST command plus we are able to see the source code.
 0ROCESSOR STATISTICS
The PSTATSCPU NUMBER  or more exactly "print-statistics" command is an
important command which produces various and useful statistics of the simulation. If
no argument is given, general statistics about the current CPU is printed.  Statistics
such as instruction cache hit and miss rates, tlb miss rate and number of instructions
executed by the program which are usable in the performance analysis.
 #ONTROL OF THE PROGRAM EXECUTION
Break points can be set to control the program execution in a particular part of the
program. The particular line number of the program and the corresponding virtual
address must also be known. The needed information is obtained in several steps. The
command "list<function name>" serves as a guide to find the program line in the
program. The command: “list-det<program line interval>” is used to find out the
virtual address of the program line.
In SimICS a breakpoint is set after a certain numbers of executed instructions by
“sim-break<number of instruction>”. Another possibility is to set a watch-point.
SimICS supports breakpoints with the more general watch points for any combination
of the operations read, write or instruction fetch for any set of memory addresses,
Figure 18. To set a watch-point the WATCHPOINTADDRESSLENGTHRWX
command  is used.
(gdb-simics) help flush
Try to clean up connection with SimICS.
SimICS and GDB communicate over pipes (with SimICS started with the ’-backend’
flag). Also, ctrl-c (interrupt) is passed along via a memory-mapped file. This
asynchronous setup sometimes causes either SimICS or GDB to be confused. The
’flush’ command does various things in an attempt to clean up the communication.
If you ever notice gdb-simics printing strange things, such as incomplete
output from SimICS commands, then try ’flush’. Note that ’flush’ is *always*
harmless, so try it whenever something strange happens.
(gdb-simics)
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&IGURE  The SimICS manual provides a detailed information for each command.
For example the watch-point “WP X    X” command adds a watch-point for
execution on the actual address. By using the WATCHPOINTINFO  command, Figure
19, it is possible to get a list of the watch-points and their properties.
&IGURE  The watch point information.
WP is an alias for WATCHPOINT:
Add memory watchpoint on virtual address <argument>
Usage: watchpoint <address> [length [r][w][x]]
Adds a breakpoint on memory accesses (reads, writes or execute) to the
specified address. <i>length</i> defaults to 4. Once inserted, a watchpoint
will cause execution to stop immediately prior to any (program) access that
touches the watched memory (be it reading, writing, or executing).
Default effect is to break on all memory accesses. You can optionally specify
a subset, by adding any combination of "r", "w", and "x" for Read, Write, and
Execute operations. Thus, "wx" adds watchpoint for writes and execute only.
(gdb-simics) watchpoint-info
Memory watchpoints (including breakpoints) for node 0:
Reads (physical addresses):
Writes (physical addresses):
Execute (physical addresses): 0x00006774 - 0x00006777
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 )MPLEMENTATION AND 0ERFORMANCE ANALYSIS
This section describes how SimICS was used in the performance debugging of the
LC-trie address lookup program. The purpose of this analysis was to find out how
efficient the address lookup in the LC-trie data structure is performed and calculate
the required number of memory accesses for each address lookup. Using SimICS
allows the number of instructions and memory lookups to be calculated for each
address lookup. Additionally SimICS can produce statistics for the number of
accesses to the data and instruction cache.
 0REPARING THE SOURCE CODE
The LC-trie method is implemented by Gunnar Karlsson and Stefan Nilsson [1]. The
source code [1]  is implemented in C and it is made available for the public by the
authors. Before using the LC-trie program in SimICS it was necessary to modify the
program. Those parts of the program that did not participate in the address lookup and
had other functions in the program were removed. To make it possible to use the
program for measurement it was necessary to find the particular part of the program
where the address lookup is performed. The following code in Figure 20 belongs to
the part of the program where the address lookup is performed in the LC-trie.
&IGURE  The part of the source code where the address lookup is performed.
/********** search **********/
               s = testdata[k];
               node = table->trie[0];
               pos = GETSKIP(node);
               branch = GETBRANCH(node);
               adr = GETADR(node);
               while (branch != 0) {
                  node = table->trie[adr + EXTRACT(pos, branch, s)];
                  pos += branch + GETSKIP(node);
                  branch = GETBRANCH(node);
                  adr = GETADR(node);
               }
/* was this a hit? */
               bitmask = table->base[adr].str ^ s;
               if (EXTRACT(0, table->base[adr].len, bitmask) == 0) {
                  res = table->nexthop[table->base[adr].nexthop];
                  goto end;
               }
               /* if not look in the prefix tree */
               preadr = table->base[adr].pre;
               while (preadr != NOPRE) {
                  if (EXTRACT(0, table->pre[preadr].len, bitmask) == 0) {
                     res = table->nexthop[table->pre[preadr].nexthop];
                     goto end;
                  }
                  preadr = table->pre[preadr].pre;
               }
               res = 0; /* not found */
               end:
               /********* End search ********/
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 COMPILE THE SOURCE CODE
For compiling the program the GNU compiler, GCC, was used. The source files
(qsort.c clock.c trie.c trietest.c Good_32bit_Rand.c) was included. Two flags were set:
The optimisation flag, which was set at level 4, and the debugging flag.
 4HE 2OUTING TABLES AND THE 4RAFFIC FILES
The routing tables used here, “FUNET, MaeEast and MaeWest”, Figure 21, are the
same routing tables used by ’UNNAR +ARLSSON and 3TEFAN .ILSSON in their work [1].
.UMBER OF ENTRIES3ITE 2OUTING
ENTRIES
.EXTHOPS
Trie Base Prefix
!V DEPTH
FUNET 41578 20 128865 39765 1813 1.73
Mae East 38367 59 114319 36859 1508 1.66
Mae West 15022 57 81817 14621 401 1.29
&IGURE  The LC-trie statistic for different routing tables.
Since the actual traffic corresponding to these tables is not available, the traffic is
permuted randomly by using the existing entries in the actual routing.  These traffic
files contain 100000 IP-addresses.
 0REPARATIONS FOR RUNNING 3IM)#3
In case “gdb-simics” is used for access to SimICS it is necessary to choose SimICS as
a target for GDB by the “target simics” command which instructs GDB to start a
background SimICS process. The extension module, sunos, is loaded by the “load-
object sunos” command. The cache hierarchy “ssparc-cache” is chosen which is more
suitable for this work because simulation of on-chip data and instruction caches are
needed (see and compare in Figure 13 and Figute 14). To load the object code,
“trietest”, into simulated memory the “load-unix trietest "funet.table" ” command is
used. The “funet.table” i.e. the routing file containing a description of an IPv4 routing
table was given as parameter to “load-unix”. Each line of the file contains three
numbers: bits, len and next in decimal notation. Bits is the bit-pattern, len is the length
of the entry and next is the corresponding next-hop address. To prevent memory reset
it is necessary to stop the system call “exit” by “sysbreak _exit” command before
starting the simulation, else the profiling information is lost before we can use it.
Figure 22 shows the commands, which are used for running gdb-simics.
&IGURE  The needed command for starting the simulation.
(gdb-simics) target simics
(gdb-simics) load-object sunos
(gdb-simics) load-object ssparc-cache
(gdb-simics) load-unix  "trietest" "funet.table  "
(gdb-simics) sysbreak _exit
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 2UNNING 3IM)#3 FOR 0ERFORMANCE DEBUGGING
At this point it is possible to run gdb-simics by using the “c” i.e. the continue
command. The problem here was that it is not possible to reset the profiling
information (not in this version). It is desirable to restore profiling information for
partial profiling of the source code. Because of this restriction in this version of
SimICS the user should isolate the part of the source code they are interested in.
Profiling data is collected before and after the address lookup has taken place and a
difference in the gathered statistics is calculated.
 &INDING THE VIRTUAL ADDRESSES
For setting breakpoints or watch points the virtual addresses of the particular parts of
the source code is needed. The profile information in SimICS is kept on an assembler-
line granularity and for providing more detailed information we can disassemble the
code or use the GBD command “LISTDET”. Here the “LISTDET” command is used to find
out the virtual addresses of those lines in the source code situated before and after the
lookup operation is performed. By using the “LISTDET ” command, which
results in the following SimICS output, it is possible to find the virtual addresses for
the corresponding program lines of interest for this analysis. The result shown in
Figure 23 gives us the needed virtual addresses for setting break points.
&IGURE  The result provides the needed virtual addresses.
At the line 282 (Figure 23) the first eight columns contains the total profiling statistic
(the "prof-info" describes these columns, see even chapter 3) for the following C code
in the source code. The following eight rows (until line 283) show the same statistic
as in line 282 but for every single instruction plus the virtual and the physical
addresses.
(gdb-simics) list-det 280,285
280
281 // fprintf(stderr, "Function search START\n");
282 
                                                              RUNTESTDATA NTRAFFIC REPEAT
TABLE &!,3%  VERBOSE	
X [0x00006774]:  0 1     0     0     0     0      1  1 st  %i3, [ %sp + 0x5c ]
0x12778 [0x00006778]:  0 0     0     0     0     0      1  1 mov  %i1, %o0
0x1277c [0x0000677c]:  0 0     0     0     0     0      1  1 mov  %l0, %o1
0x12780 [0x00006780]:  0 0     0     0     0     0      1  1 mov  %l6, %o2
0x12784 [0x00006784]:  0 0     0     0     0     0      1  1 mov  %i2, %o3
0x12788 [0x00006788]:  0 0     0     0     0     0      1  1 clr  %o4
0x1278c [0x0000678c]:  0 0     0     0     0     0      1  1 call  0x121c8 [0x000061c8] <run>
X ;X=                               MOV   O
  0 0     0     0     1     0      0  5    fprintf(stderr, "Function search END\n");
X [0x00006794]:  0 0     0     0     1     0      0  1 sethi  %hi(0x45c00), %o0
0x12798 [0x00006798]:  0 0     0     0     0     0      0  1 or  %o0, 0x210, %o0 ! 0x45e10
[0x0004ee10] <_iob+32>
0x1279c [0x0000679c]:  0 0     0     0     0     0      0  1 sethi  %hi(0x2d400), %o1
0x127a0 [0x000067a0]:  0 0     0     0     0     0      0  1 call  0x13428 [0x00007428] <fprintf>
0x127a4 [0x000067a4]:  0 0     0     0     0     0      0  1 or  %o1, 0xd0, %o1 ! 0x2d4d0
[0x000214d0] <_lib_version+888>
284
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 3ETTING BREAK POINTS
By using the SimICS output from section 4.2.1 two virtual addresses were found.
Watch-points were set at the addresses X and X. The command lines
used in GDB-SimICS are shown in Figure 24.
&IGURE  The command "wp" is an alias for watch point.
 0ERFORMANCE ANALYSIS
The analysis begins by running SimICS until the first watch-point. The “pstats”
command is used to extract performance statistics. (The result of the operation is
saved and shown in appendix B part 1.) At this step SimICS provides statistics until
the first watch-point (X), which is before the lookup is performed.
The program executes until the second watch point (X) is reached and the
output contains the same format of data. This part of the output shows statistic for the
source code from the beginning until the second watch-point (appendix B part 2). The
difference between these is the statistic of the part of the program where “address
lookup” is performed. The result is shown in Figure 25 (appendix B part 3). In
addition to the FUNET table The same test is performed with two different routing
tables, the Mae East and the Mae West.
-EMORY )NSTRUCTION CACHE $ATA CACHE 3ITE 4,"
MISSES Read op. Write op.  Hit Miss Read miss Write miss
.UMBER OF
INSTRUCTIONS
FUNET 79464 479790 41710 3291 8 135789 72 3094415
Mae East 73505 434878 38471 2872 8 105002 49 2744596
MaeWest 18446 167143 15051 742 8 35399 15 1035025
&IGURE  The memory and cache performance for100000 address lookups.
Figures 26 to 29 shows diagrams for memory and cache performance for the FUNET
routing table. The test traffic is generated randomly. The total number of memory
references for each address lookup is  (see Figure 25), where  or 92% of the
references are memory read operations and only  or 8% of the references are
memory write operations (Figure 26).
&IGURE  Memory statistic for 100000 address lookups.
MEMORY READ  WRITE OPERATIONS


READ OPERATIONS WRITE OPERATIONS
(gdb-simics) wp 0x12774 4 x
(gdb-simics) wp 0x12794 4 x
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The hit and miss rates for memory read and writes operations are shown in Figure 27
and Figure 28.
&IGURE  Data cache read performance.
The average data cache read miss rate is  (, average hit rate) and the average
write miss rate is  ( , average hit rate).
 &IGURE  Data cache writes performance.
The highest number of data cache misses during address lookup occurred at the first
step of the address lookup in the LC-trie structure, when the search mechanism
traversed the LC-trie. The LC-trie is built out of the base vector entries and the base
vector is the largest structure in the LC-trie algorithm. While traversing the trie the
search performs  memory access for each node in the trie that has to be traversed
where each memory access on average cause  data cache misses and  tlb-misses
(appendix B line 391). The next largest number of data cache and tlb-misses occurred
when the search mechanism examined if there was a hit, and if that was the case
accessed the base vector in order to return the next-hop address (appendix B line 398).
The search operation needed to find out if there really was a hit causes on average
 memory references which results in  data cache misses and  tlb-misses per
address lookup. One last memory lookup is performed when the next-hop table is
accessed in order to return the next-hop address, which results in  data cache
misses and  tlb-misses.
If there were no hits the prefix vector should be searched for the best prefix match
(appendix B line 400). During the search in the prefix table for the best prefix match
$ATA CACHE READ  HITMISS RATE
 MISS

 HIT

 MISS  HIT
$ATA CACHE WRITE PERFORMANCE
MISS

HIT

MISS HIT
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the memory is accessed on average  times and the number of cache misses and tlb
misses compared with the hit case are neglectable.
In Figure 29 instruction cache performance is shown for100000 address lookup. The
instruction miss rate is 0,00% which is a high performance for the instruction cache.
&IGURE  Instruction cache performance for 100000 address lookups.
Figures 30 to 32 show the comparison between translation look-aside buffers, tlb, and
cache performance when different routing tables were used. The number of tlb-misses
increases as a function of the entries in the routing table. The number of entries in the
FUNET and the Mae East routing table is close to each other (41578 and 38367) but
in Mae West the number of the entries are less than half of the earlier mentioned
routing tables.
&IGURE  Average number of TLB-misses per address lookup when different
routing tables are used.
The average number of data cache misses in different tests is shown in Figure 32. The
average number cache misses is 1.4 per address look up when FUNET is used, 1
when Mae East is used and 0.4 when Mae West is used.





TLBMISSES
ROUTING TABLE
4,"MISSES PER ADDRESS LOOKUP
&5.%4
-!% %!34
-!% 7%34
)NSTRUCTION CACHE PERFORMANCE


NUMBER OF INSTRUCTION CACHE
MISSES
TOTAL NUMBER OF INSTRUCTION
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&IGURE  Average number of cache-misses per address lookup when different
routing tables are used.
&IGURE  Average number of executed instruction for 1 address lookup.
The cache hierarchy used in this simulation was “super sparc”. The processor has two
on-chip caches, an instruction cache and a data cache. The data cache is 16 Kbytes, 4-
way associative with 32 bytes long cache lines, and the instruction cache is 20 Kbytes,
5-way associative with 64 bytes cache lines. As we can see cache performance is
close to optimal. The data cache write hit rate is 100% whilst the data read hit rate is
72%. In this simulation the translation look-aside buffer, tlb, has 64 entries. The
average number of tlb-misses is  for FUNET,  for Mae East and  for Mae
West per address lookup Figure 30.
The high frequency of misses concerning tlb causes a large number of memory
accesses.
 5SING THE PROFILING STATISTICS
By using the profiling statistics from LISTDET  , saved in appendix B, we can
provide more detailed information about which instruction is used and how often it is
invoked and finally calculate the number of memory accesses performed for 100000
address lookups.
For example the profiling result (appendix B) provides the statistics for different
instruction where the load instruction is one of these instruction.
&IGURE  A part of the profiling result from appendix B.




4HE AVERAGE 
NUMBER OF 
DATACACHE 
READ MISSES
ROUTING TABLE
$ATA CACHE READ MISSES PER ADDRESS 
LOOKUP
&5.%4
-!% %!34
-!% 7%34





4HE AVERAGE 
NUMBER OF 
INSTRUCTION
ROUTING TABLE
%XECUTED INSTRUCTION PER ADDRESS LOOKUP
&5.%4
-!% %!34
-!% 7%34
                               1 0    97  3564  41709     0     node = t->trie[0];
0x11754 [0x00005754]:  1 0    31  2352  41709     0     LD  [ %o1 ], %o5
0x11758 [0x00005758]:  0 0    66  1212         0      0     LD  [ %o5 ], %g3
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At line386 the operation “node = t->trie[0];” requires two memory accesses and the
load operation is executed 41709 times during 100000 lookups, which means that for
each address lookup in this part of the program (line 386) 0.42+0.42=0.84 memory
accesses are performed. By adding the number of the memory accesses for each line
the total number of memory accesses performed for each address lookup is calculated.
The results of these calculations for different routing tables are shown in Figure 34.
&IGURE  Test result for different routing table.
In the case the test traffic file is generated at random.
Each address lookup is performed in average by  memory accesses and 
instructions when &5.%4 was used. The same tests for the -AE %AST and the -AE
7EST result in  respective  memory accesses and the average number of
performed instructions are  respective  per address lookup.
When the trace traffic corresponding to the FUNET routing table is used the average
number of memory accesses per address lookup is  and number of instruction is
  (see Figure 35).
The average number of memory accesses and executed instructions 
performed  per address lookup
4,36
30,9
3,96
27,4
1,51
10,4



&5.%4  
-!% %!34  
-!% 7%34  
.R OF MEMORY 
ACCESSES
.R /F EXECUTED 
INSTRUCTIONS
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&IGURE  FUNET routing table is tested by using different traffic.
 2ESULT AND CONCLUSION
 The result of this study shows that each address lookup is performed at a maximum
of  memory accesses and at a minimum of  memory accesses depending on
which of the routing tables that is used.
By using the result (appendix B) from SimICS we can see, Figure 36, that each time
(at line 398,399 and 400) when the base vector is invoked it causes a large number of
read cache misses. Even the number of tlb-misses is too high at these lines. This high
rate of cache misses is proportional to the size of routing table entries. But at line 400
there is a noticeable decrease of the number of cache read misses and tlb-misses,
where the decrease of tlb-misses is at the same rate as the increase of the number of
next-hop table entries in different routing tables.
&IGURE  In the Mae East and Mae West at line 399, 400 the number of tlb-misses
and cache read misses is zero.
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&5.%4
        1 0            0         0 166836 4  BITMASK  TBASE;ADR=STR > S
 0 0                        0 41709 293133 8 IF %842!#4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BASE;ADR=LEN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 0 0        40539 40539   81078 2  RETURN TNEXTHOP;TBASE;ADR=NEXTHOP=
-AE %AST
  1 0               0         0  153880  4  BITMASK  T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 BITMASK	  	
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Cache statistics shows an acceptable performance for address lookup in the LC-trie
structure but the number of tlb-misses is higher than it should be. A closer look to
these tlb-misses reveals where and when the most number of misses occur. The
highest number of tlb-misses occurs at the lines 391 and 398, where the traversing in
the trie and base vector lookup is performed. The translation look-aside buffer
function is to improve the performance of translation of the virtual addresses into
physical addresses by caching technique (Appendix A), and the size of this table (or
cache) is an important parameter in the tlb performance.
Each of these structures, trie and specially the base vector are large and the tlb-table is
segmented, which require continuously updating of the tlb-table and that is the reason
why the occurrence of tlb-misses is much too high. By increasing the number of the
entries in the tlb-table the number of tlb-misses can be kept down efficiently.
 &IGURE  Number of tlb-misses decrease by increasing number of tlb entries.
The high number of tlb-misses decreases by increasing the number of the entries in
translation look-aside buffer. When tlb has 128 entries the number of tlb-misses were
neglected small and with 256 entries these misses were practically eliminated. A
similar solution to this problem is to change the associatively for each entry in the tlb
instead of changing the number of entries in tlb, in Figure 36 these statistics is
illustrated.


  









.UMBER OF TLB
MISSES FOR  
LOOKUPS
 ENTIES
 ENTRIES
 ENTRIES
 ENTRIES
 ENTRIES
29
 2EFERENCES
[] G. Karlsson and S. Nilsson, "Fast address lookup for Internet routers", Proceeding
IFIP 4th International Conference on Broadband Communications (BC 98), pp. 11-22,
1998.
URL: http://www.it.kth.se/~gk/publications.html
URL: http://www.nada.kth.se/~snilsson/public/code/router
[] SimICS web site 1999
URL: http://www.sics.se/simics/
[] Swedish Institute of Computer Science, SICS.
URL: http://www.sics.se/cna
[]  Magnus Ewert, Datakommunikation nu och i framtiden.
Student litteratur, ISBN 91-44-00568-7.
[] A. S. Tanenbaum, Computer Networks, third edition, Prentice-Hall,1996.
[] CISCO System web site 1999.
URL: http://www.cisco.com/
[] A. Andersson and S. Nilsson, "Efficient Implementation of Suffix Trees",
Software-Practice and Experience, 25(2): 129-141, 1995.
[] A. Andersson and S. Nilsson, "Improved behaviour of Tries by adaptive
Branching", Information Processing Letters, 46:295-300,1993.
30
!PPENDIX !
4HE TRANSLATION ,OOKASIDE "UFFER 4,"
The number of instructions per TLB miss indicates the frequency of misses to the
address translation cache. These misses demand more CPU-time.
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!PPENDIX "
2ANDOM TRAFFIC TEST
(gdb-simics) list-det 381,410
381                                         int pos, branch, adr;
382                                         word bitmask;
383                                         int preadr;
384                                      
385                                         /* Traverse the trie */
386  1 0    97  3564 41709     0  83418 2    node = t->trie[0];
0x11754 [0x00005754]:  1 0    31  2352 41709     0  41709 1 ld  [ %o1 ], %o5
0x11758 [0x00005758]:  0 0    66  1212     0     0  41709 1 ld  [ %o5 ], %g3
387  0 0     0     0     0     0  83418 2    pos = GETSKIP(node);
0x11760 [0x00005760]:  0 0     0     0     0     0  41709 1 srl  %g3, 0x16, %g2
0x11764 [0x00005764]:  0 0     0     0     0     0  41709 1 and  %g2, 0x1f, %o3
388  0 0     0     0     0     0  41709 1    branch = GETBRANCH(node);
0x11768 [0x00005768]:  0 0     0     0     0     0  41709 1 srl  %g3, 0x1b, %o0
389  0 0     0     0     0     0  83418 2    adr = GETADR(node);
0x1176c [0x0000576c]:  0 0     0     0     0     0  41709 1 sethi  %hi(0x3ffc00), %g2
0x11770 [0x00005770]:  0 0     0     0     0     0  41709 1 or  %g2, 0x3ff, %g2 ! 0x3fffff
[0x00408ffc] <traffic.11+3707431>
390  1 0     0     0     0     0 208545 5    while (branch != 0) {
0x11774 [0x00005774]:  0 0     0     0     0     0  41709 1 cmp  %o0, 0
0x11778 [0x00005778]:  0 0     0     0     0     0  41709 1 be  0x117c0 [0x000057c0] <find+108>
0x1177c [0x0000577c]:  0 0     0     0     0     0  41709 1 and  %g3, %g2, %o2
0x11780 [0x00005780]:  1 0     0     0     0     0  41709 1 mov  0x20, %g4
0x11784 [0x00005784]:  0 0     0     0     0     0  41709 1 mov  %g2, %g1
391  0 0 68242 34276 59048     0 604542 6       node = t->trie[adr + EXTRACT(pos, branch,
s)];
0x11788 [0x00005788]:  0 0     0     0 59048     0 100757 1 sll  %o4, %o3, %g2
0x1178c [0x0000578c]:  0 0     0     0     0     0 100757 1 sub  %g4, %o0, %g3
0x11790 [0x00005790]:  0 0     0     0     0     0 100757 1 srl  %g2, %g3, %g2
0x11794 [0x00005794]:  0 0     0     0     0     0 100757 1 add  %o2, %g2, %g2
0x11798 [0x00005798]:  0 0     0     0     0     0 100757 1 sll  %g2, 2, %g2
0x1179c [0x0000579c]:  0 0 68242 34276     0     0 100757 1 ld  [ %o5 + %g2 ], %g3
392  0 0     0     0     0     0 403028 4       pos += branch + GETSKIP(node);
0x117a0 [0x000057a0]:  0 0     0     0     0     0 100757 1 srl  %g3, 0x16, %g2
0x117a4 [0x000057a4]:  0 0     0     0     0     0 100757 1 and  %g2, 0x1f, %g2
0x117a8 [0x000057a8]:  0 0     0     0     0     0 100757 1 add  %o0, %g2, %g2
0x117ac [0x000057ac]:  0 0     0     0     0     0 100757 1 add  %o3, %g2, %o3
393  0 0     0     0     0     0 100757 1       branch = GETBRANCH(node);
0x117b0 [0x000057b0]:  0 0     0     0     0     0 100757 1 srl  %g3, 0x1b, %o0
394                                            adr = GETADR(node);
395  0 0     0     0     0 59048 302271 3    }
0x117b4 [0x000057b4]:  0 0     0     0     0     0 100757 1 cmp  %o0, 0
0x117b8 [0x000057b8]:  0 0     0     0     0     0 100757 1 bne  0x11788 [0x00005788] <find+52>
0x117bc [0x000057bc]:  0 0     0     0     0 59048 100757 1 and  %g3, %g1, %o2
396                                      
397                                         /* Was this a hit? */
398  1 0 40426 34401     0     0 166836 4    bitmask = t->base[adr].str ^ s;
0x117c0 [0x000057c0]:  1 0    31    45     0     0  41709 1 ld  [ %o1 + 8 ], %o0
0x117c4 [0x000057c4]:  0 0     0     0     0     0  41709 1 sll  %o2, 4, %g3
0x117c8 [0x000057c8]:  0 0 40395 34356     0     0  41709 1 ld  [ %o0 + %g3 ], %g2
0x117cc [0x000057cc]:  0 0     0     0     0     0  41709 1 xor  %g2, %o4, %o3
399  0 0   554     4     0 41709 293133 8    if (EXTRACT(0, t->base[adr].len, bitmask) == 0)
0x117d0 [0x000057d0]:  0 0     0     0     0     0  41709 1 add  %o0, %g3, %o0
0x117d4 [0x000057d4]:  0 0     0     0     0     0  41709 1 ld  [ %o0 + 4 ], %g3
0x117d8 [0x000057d8]:  0 0     0     0     0     0  41709 1 mov  0x20, %g2
0x117dc [0x000057dc]:  0 0     0     0     0     0  41709 1 sub  %g2, %g3, %g2
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0x117e0 [0x000057e0]:  0 0     0     0     0     0  41709 1 srl  %o3, %g2, %g2
0x117e4 [0x000057e4]:  0 0     0     0     0     0  41709 1 cmp  %g2, 0
0x117e8 [0x000057e8]:  0 0     0     0     0 40539  41709 1 bne,a   0x1180c [0x0000580c]
<find+184>
0x117ec [0x000057ec]:  0 0   554     4     0  1170   1170 1 ld  [ %o0 + 8 ], %o0
400  0 0 19597   135 40539 40539  81078 2       return t->nexthop[t->base[adr].nexthop];
0x117f0 [0x000057f0]:  0 0     0     0 40539     0  40539 1 b  0x117fc [0x000057fc] <find+168>
0x117f4 [0x000057f4]:  0 0 19597   135     0 40539  40539 1 ld  [ %o0 + 0xc ], %g2
401                                      
402                                         /* If not, look in the prefix tree */
403                                         preadr = t->base[adr].pre;
404  0 0     4    33  2340  1170   4680 4    while (preadr != NOPRE) {
0x1180c [0x0000580c]:  0 0     0     0  1170     0   1170 1 cmp  %o0, -1
0x11810 [0x00005810]:  0 0     0     0     0  1170   1170 1 be,a   0x11858 [0x00005858] <find+260>
0x11814 [0x00005814]:  0 0     0     0     0     0      0 0 clr  %o0
0x11818 [0x00005818]:  0 0     4    33  1170     0   1170 1 ld  [ %o1 + 0x10 ], %o2
0x1181c [0x0000581c]:  0 0     0     0     0     0   1170 1 mov  0x20, %o4
405  0 0  1144  1002    18  1170  10674 9       if (EXTRACT(0, t->pre[preadr].len, bitmask)
== 0)
0x11820 [0x00005820]:  0 0     0     0     0     0   1170 1 sll  %o0, 1, %g2
0x11824 [0x00005824]:  0 0     0     0    18     0   1188 1 add  %g2, %o0, %g2
0x11828 [0x00005828]:  0 0     0     0     0     0   1188 1 sll  %g2, 2, %g3
0x1182c [0x0000582c]:  0 0  1144  1002     0     0   1188 1 ld  [ %o2 + %g3 ], %g2
0x11830 [0x00005830]:  0 0     0     0     0     0   1188 1 sub  %o4, %g2, %g2
0x11834 [0x00005834]:  0 0     0     0     0     0   1188 1 srl  %o3, %g2, %g2
0x11838 [0x00005838]:  0 0     0     0     0     0   1188 1 cmp  %g2, 0
0x1183c [0x0000583c]:  0 0     0     0     0     0   1188 1 be  0x117f8 [0x000057f8] <find+164>
0x11840 [0x00005840]:  0 0     0     0     0  1170   1188 1 add  %o2, %g3, %g2
406  1 0   509  2393 41709 41709 168006 5          return t->nexthop[t->pre[preadr].nexthop];
0x117f8 [0x000057f8]:  0 0   270     2  1170     0   1170 1 ld  [ %g2 + 8 ], %g2
0x117fc [0x000057fc]:  0 0    55  1179 40539     0  41709 1 ld  [ %o1 + 0x18 ], %g3
0x11800 [0x00005800]:  1 0     1     1     0     0  41709 1 sll  %g2, 2, %g2
0x11804 [0x00005804]:  0 0     0     0     0     0  41709 1 b  0x11858 [0x00005858] <find+260>
0x11808 [0x00005808]:  0 0   183  1211     0 41709  41709 1 ld  [ %g3 + %g2 ], %o0
407  0 0     2     0     0     0     18 1       preadr = t->pre[preadr].pre;
0x11844 [0x00005844]:  0 0     2     0     0     0     18 1 ld  [ %g2 + 4 ], %o0
408  0 0     0     0     0    18     54 3    }
0x11848 [0x00005848]:  0 0     0     0     0     0     18 1 cmp  %o0, -1
0x1184c [0x0000584c]:  0 0     0     0     0     0     18 1 bne  0x11824 [0x00005824] <find+208>
0x11850 [0x00005850]:  0 0     0     0     0    18     18 1 sll  %o0, 1, %g2
409                                      
410                                         /* Debugging printout for failed search */
(gdb-simics)
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Statistics for cpu 0
Statistics vectors: (raw data)
User mode:
 5402  tlb misses passed on to OS emulation
 25324495  memory read operations
 10376971  memory write operations
 27  (internal) intermediate text pages allocated
 2284  simulated physical pages allocated
 203516761  number of instructions
 475135  i_cache_hit
 454  i_cache_miss
 118334  d_cache_read_hit
 478560  d_cache_read_miss
 91844  d_cache_write_hit
 172972  d_cache_write_miss
 649484  d_cache_replacement
Supervisor mode:
(Note: only non-zero statistic vector values are shown.)
Analysis of SuperSparc cache simulation for CPU 0:
(Dcache: 16 kbyte, 4-way set associative, 32-byte lines;
 Icache: 20 kbyte, 5-way set associative, 64-byte lines)
Memory statistics, user mode:
  Memory reads:      25324495 (70.93%)
  Memory writes:     10376971 (29.07%)
  I/O:               0 (0.00%)
  Total accesses:    35701466
Data cache performance, user mode: (ignores I/O accesses)
  Read miss rate:    1.890% (478560/25324495)
  Write miss rate:   1.667% (172972/10376971)
  Total miss rate:   1.825% (651532/35701466)
Memory statistics, supervisor mode:
  Memory reads:      0 (NaN%)
  Memory writes:     0 (NaN%)
  I/O:               0 (NaN%)
  Total accesses:    0
Data cache performance, supervisor mode: (ignores I/O accesses)
  Read miss rate:    NaN% (0/0)
  Write miss rate:   NaN% (0/0)
  Total miss rate:   NaN% (0/0)
Instruction cache performance, both modes:
  Op fetches:        203516761
  Miss rate:         0.000% (454/203516761)
   Number of cycles executed (CPU 0): 203516761
Exception frequencies (global count):
  [  5]        1014  Window_Overflow
  [  6]        1013  Window_Underflow
Total: 2027 exceptions.
Profiler totals:  (this may take a while, you can interrupt with Ctrl-C)
  Instruction cache misses caused by program line  -->  454
  Cache misses (writes) caused by program line  -->  172972
  Cache misses (reads) caused by program line  -->  478560
  TLB misses passed on to Unix emulation  -->  5402
  Number of (taken) branches *to* the code block  -->  40764947
  Number of (taken) branches *from* the code block  -->  40764947
  Count of instruction execution (based on branch arcs)  -->  203516761
  Number of addresses from which instructions have been fetched  -->  410
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Statistics for cpu 0
Statistics vectors: (raw data)
User mode:
 84866  tlb misses passed on to OS emulation
 25804285  memory read operations
 10418681  memory write operations
 27  (internal) intermediate text pages allocated
 2284  simulated physical pages allocated
 206611176  number of instructions
 478426  i_cache_hit
 462  i_cache_miss
 156338  d_cache_read_hit
 614349  d_cache_read_miss
 93055  d_cache_write_hit
 173044  d_cache_write_miss
 785345  d_cache_replacement
Supervisor mode:
(Note: only non-zero statistic vector values are shown.)
Analysis of SuperSparc cache simulation for CPU 0:
(Dcache: 16 kbyte, 4-way set associative, 32-byte lines;
 Icache: 20 kbyte, 5-way set associative, 64-byte lines)
Memory statistics, user mode:
  Memory reads:      25804285 (71.24%)
  Memory writes:     10418681 (28.76%)
  I/O:               0 (0.00%)
  Total accesses:    36222966
Data cache performance, user mode: (ignores I/O accesses)
  Read miss rate:    2.381% (614349/25804285)
  Write miss rate:   1.661% (173044/10418681)
  Total miss rate:   2.174% (787393/36222966)
Memory statistics, supervisor mode:
  Memory reads:      0 (NaN%)
  Memory writes:     0 (NaN%)
  I/O:               0 (NaN%)
  Total accesses:    0
Data cache performance, supervisor mode: (ignores I/O accesses)
  Read miss rate:    NaN% (0/0)
  Write miss rate:   NaN% (0/0)
  Total miss rate:   NaN% (0/0)
Instruction cache performance, both modes:
  Op fetches:        206611176
  Miss rate:         0.000% (462/206611176)
   Number of cycles executed (CPU 0): 206611176
Exception frequencies (global count):
  [  5]        1014  Window_Overflow
  [  6]        1013  Window_Underflow
Total: 2027 exceptions.
Profiler totals:  (this may take a while, you can interrupt with Ctrl-C)
  Instruction cache misses caused by program line  -->  462
  Cache misses (writes) caused by program line  -->  173044
  Cache misses (reads) caused by program line  -->  614349
  TLB misses passed on to Unix emulation  -->  84866
  Number of (taken) branches *to* the code block  -->  41075442
  Number of (taken) branches *from* the code block  -->  41075442
  Count of instruction execution (based on branch arcs)  -->  206611176
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  Number of addresses from which instructions have been fetched  -->  416
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User mode:
 79464 tlb misses passed on to OS emulation
 479790 memory read operations
 41710  memory write operations
 3094415 number of instructions
 3291 i_cache_hit
  8 i_cache_miss
 135789 d_cache_read_miss
 72 d_cache_write_miss
 135861 d_cache_replacement
Supervisor mode:
Analysis of SuperSparc cache simulation for CPU 0:
(Dcache: 16 kbyte, 4-way set associative, 32-byte lines;
 Icache: 20 kbyte, 5-way set associative, 64-byte lines)
Memory statistics, user mode:
  Memory reads: 479790 (92% )
  Memory writes: 41710 (8%)
  Total accesses: 521500
Data cache performance, user mode: (ignores I/O accesses)
  Read miss rate: 28%  (135789/479790)
  Write miss rate: 0.17% (72/41710)
  Total miss rate: 26.1%  (135861/521500)
Instruction cache performance, both modes:
  Op fetches:       =>  31 instructions/lookup
  Miss rate: 0.000%  (8/3094415)
  Number of cycles executed (CPU 0): 3094415
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(gdb-simics) list-det 378,410
378                                       nexthop_t find(word s, routtable_t t)
379                                       {
380                                          node_t node;
381                                          int pos, branch, adr;
382                                          word bitmask;
383                                          int preadr;
384                                       
385                                          /* Traverse the trie */
386                               1 0    60  2366 38470    0  76940  2    node = t->trie[0];
0x11754 [0x00005754]:  1 0     3  1246 38470     0  38470   LD  [ %o1 ], %o5
0x11758 [0x00005758]:  0 0    57  1120         0    0  38470   LD  [ %o5 ], %g3
387  0 0     0     0     0     0  76940  2    pos = GETSKIP(node);
0x11760 [0x00005760]:  0 0     0     0     0     0  38470  1 srl  %g3, 0x16, %g2
0x11764 [0x00005764]:  0 0     0     0     0     0  38470  1 and  %g2, 0x1f, %o3
388  0 0     0     0     0     0  38470  1    branch = GETBRANCH(node
0x11768 [0x00005768]:  0 0     0     0     0     0  38470  1 srl  %g3, 0x1b, %o0
389  0 0     0     0     0     0  76940  2    adr = GETADR(node);
0x1176c [0x0000576c]:  0 0     0     0     0     0  38470  1 sethi  %hi(0x3ffc00), %g2
0x11770 [0x00005770]:  0 0     0     0     0     0  38470  1 or  %g2, 0x3ff, %g2 ! 0x3fffff
[0x00408ffc] <traffic.11+3707431>
390  1 0     0     0     0     0 192350  5    while (branch != 0) {
0x11774 [0x00005774]:  0 0     0     0     0     0  38470  1 cmp  %o0, 0
0x11778 [0x00005778]:  0 0     0     0     0     0  38470  1 be  0x117c0 [0x000057c0] <find+108>
0x1177c [0x0000577c]:  0 0     0     0     0     0  38470  1 and  %g3, %g2, %o2
0x11780 [0x00005780]:  1 0     0     0     0     0  38470  1 mov  0x20, %g4
0x11784 [0x00005784]:  0 0     0     0     0     0  38470  1 mov  %g2, %g1
391  0 0 60686 33385 46571     0 510246  6       node = t->trie[adr + EXTRACT(pos, branch,
s)];
0x11788 [0x00005788]:  0 0     0     0 46571     0  85041  1 sll  %o4, %o3, %g2
0x1178c [0x0000578c]:  0 0     0     0     0     0  85041  1 sub  %g4, %o0, %g3
0x11790 [0x00005790]:  0 0     0     0     0     0  85041  1 srl  %g2, %g3, %g2
0x11794 [0x00005794]:  0 0     0     0     0     0  85041  1 add  %o2, %g2, %g2
0x11798 [0x00005798]:  0 0     0     0     0     0  85041  1 sll  %g2, 2, %g2
0x1179c [0x0000579c]:  0 0 60686 33385     0     0  85041  1 ld  [ %o5 + %g2 ], %g3
392  0 0     0     0     0     0 340164  4       pos += branch + GETSKIP(node);
0x117a0 [0x000057a0]:  0 0     0     0     0     0  85041  1 srl  %g3, 0x16, %g2
0x117a4 [0x000057a4]:  0 0     0     0     0     0  85041  1 and  %g2, 0x1f, %g2
0x117a8 [0x000057a8]:  0 0     0     0     0     0  85041  1 add  %o0, %g2, %g2
0x117ac [0x000057ac]:  0 0     0     0     0     0  85041  1 add  %o3, %g2, %o3
393  0 0     0     0     0     0  85041  1       branch = GETBRANCH(node);
0x117b0 [0x000057b0]:  0 0     0     0     0     0  85041  1 srl  %g3, 0x1b, %o0
394                                             adr = GETADR(node);
395  0 0     0     0     0 46571 255123  3    }
0x117b4 [0x000057b4]:  0 0     0     0     0     0  85041  1 cmp  %o0, 0
0x117b8 [0x000057b8]:  0 0     0     0     0     0  85041  1 bne  0x11788 [0x00005788] <find+52>
0x117bc [0x000057bc]:  0 0     0     0     0 46571  85041  1 and  %g3, %g1, %o2
396                                       
397                                          /* Was this a hit? */
398  1 0 37672 31841     0     0 153880  4    bitmask = t->base[adr].str ^ s;
0x117c0 [0x000057c0]:  1 0    23   523     0     0  38470   LD  [ %o1 + 8 ], %o0
0x117c4 [0x000057c4]:  0 0     0     0     0     0  38470  1 sll  %o2, 4, %g3
0x117c8 [0x000057c8]:  0 0 37649 31318     0     0  38470   LD  [ %o0 + %g3 ], %g2
0x117cc [0x000057cc]:  0 0     0     0     0     0  38470  1 xor  %g2, %o4, %o3
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399  0 0     0     0     0 38470 270453  8    if (EXTRACT(0, t->base[adr].len, bitmask) == 0)
0x117d0 [0x000057d0]:  0 0     0     0     0     0  38470  1 add  %o0, %g3, %o0
0x117d4 [0x000057d4]:  0 0     0     0     0     0  38470   LD  [ %o0 + 4 ], %g3
0x117d8 [0x000057d8]:  0 0     0     0     0     0  38470  1 mov  0x20, %g2
0x117dc [0x000057dc]:  0 0     0     0     0     0  38470  1 sub  %g2, %g3, %g2
0x117e0 [0x000057e0]:  0 0     0     0     0     0  38470  1 srl  %o3, %g2, %g2
0x117e4 [0x000057e4]:  0 0     0     0     0     0  38470  1 cmp  %g2, 0
0x117e8 [0x000057e8]:  0 0     0     0     0 37307  38470  1 bne,a   0x1180c [0x0000580c]
<find+184>
0x117ec [0x000057ec]:  0 0     0     0     0  1163   1163   LD  [ %o0 + 8 ], %o0
400  0 0     0     2 37307 37307  74614  2       return t->nexthop[t->base[adr].nexthop];
0x117f0 [0x000057f0]:  0 0     0     2 37307     0  37307  1 b  0x117fc [0x000057fc] <find+168>
0x117f4 [0x000057f4]:  0 0     0     0     0 37307  37307   LD  [ %o0 + 0xc ], %g2
401                                       
402                                          /* If not, look in the prefix tree */
403                                          preadr = t->base[adr].pre;
404  0 0     3    14  2326  1163   4652  4    while (preadr != NOPRE) {
0x1180c [0x0000580c]:  0 0     0     0  1163     0   1163  1 cmp  %o0, -1
0x11810 [0x00005810]:  0 0     0     0     0  1163   1163  1 be,a   0x11858 [0x00005858] <find+260>
0x11814 [0x00005814]:  0 0     0     0     0     0      0  0 clr  %o0
0x11818 [0x00005818]:  0 0     3    14  1163     0   1163   LD  [ %o1 + 0x10 ], %o2
0x1181c [0x0000581c]:  0 0     0     0     0     0   1163  1 mov  0x20, %o4
405  0 0  1114   957     6  1163  10515  9       if (EXTRACT(0, t->pre[preadr].len, bitmask)
== 0)
0x11820 [0x00005820]:  0 0     0     0     0     0   1163  1 sll  %o0, 1, %g2
0x11824 [0x00005824]:  0 0     0     0     6     0   1169  1 add  %g2, %o0, %g2
0x11828 [0x00005828]:  0 0     0     0     0     0   1169  1 sll  %g2, 2, %g3
0x1182c [0x0000582c]:  0 0  1114   957     0     0   1169   LD  [ %o2 + %g3 ], %g2
0x11830 [0x00005830]:  0 0     0     0     0     0   1169  1 sub  %o4, %g2, %g2
0x11834 [0x00005834]:  0 0     0     0     0     0   1169  1 srl  %o3, %g2, %g2
0x11838 [0x00005838]:  0 0     0     0     0     0   1169  1 cmp  %g2, 0
0x1183c [0x0000583c]:  0 0     0     0     0     0   1169  1 be  0x117f8 [0x000057f8] <find+164>
0x11840 [0x00005840]:  0 0     0     0     0  1163   1169  1 add  %o2, %g3, %g2
406  1 0   656  1582 38470 38470 155043  5          return t->nexthop[t->pre[preadr].nexthop];
0x117f8 [0x000057f8]:  0 0   269     2  1163     0   1163   LD  [ %g2 + 8 ], %g2
0x117fc [0x000057fc]:  0 0    17   460 37307     0  38470   LD  [ %o1 + 0x18 ], %g3
0x11800 [0x00005800]:  1 0     1     1     0     0  38470  1 sll  %g2, 2, %g2
0x11804 [0x00005804]:  0 0     0     0     0     0  38470  1 b  0x11858 [0x00005858] <find+260>
0x11808 [0x00005808]:  0 0   369  1119     0 38470  38470   LD  [ %g3 + %g2 ], %o0
407  0 0     1     0     0     0      6  1       preadr = t->pre[preadr].pre;
0x11844 [0x00005844]:  0 0     1     0     0     0      6  1 ld  [ %g2 + 4 ], %o0
408  0 0     0     0     0     6     18  3    }
0x11848 [0x00005848]:  0 0     0     0     0     0      6  1 cmp  %o0, -1
0x1184c [0x0000584c]:  0 0     0     0     0     0      6  1 bne  0x11824 [0x00005824] <find+208>
0x11850 [0x00005850]:  0 0     0     0     0     6      6  1 sll  %o0, 1, %g2
409                                       
410                                          /* Debugging printout for failed search */
(gdb-simics)
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(gdb-simics) pstats
Statistics for cpu 0
Statistics vectors: (raw data)
User mode:
 5163  tlb misses passed on to OS emulation
 39424713  memory read operations
 18338148  memory write operations
 27  (internal) intermediate text pages allocated
 2246  simulated physical pages allocated
 322026172  number of instructions
 440324  i_cache_hit
 448  i_cache_miss
 145441  d_cache_read_hit
 428061  d_cache_read_miss
 92109  d_cache_write_hit
 180334  d_cache_write_miss
 606347  d_cache_replacement
Supervisor mode:
(Note: only non-zero statistic vector values are shown.)
Analysis of SuperSparc cache simulation for CPU 0:
(Dcache: 16 kbyte, 4-way set associative, 32-byte lines;
 Icache: 20 kbyte, 5-way set associative, 64-byte lines)
Memory statistics, user mode:
  Memory reads:      39424713 (68.25%)
  Memory writes:     18338148 (31.75%)
  I/O:               0 (0.00%)
  Total accesses:    57762861
Data cache performance, user mode: (ignores I/O accesses)
  Read miss rate:    1.086% (428061/39424713)
  Write miss rate:   0.983% (180334/18338148)
  Total miss rate:   1.053% (608395/57762861)
Memory statistics, supervisor mode:
  Memory reads:      0 (NaN%)
  Memory writes:     0 (NaN%)
  I/O:               0 (NaN%)
  Total accesses:    0
Data cache performance, supervisor mode: (ignores I/O accesses)
  Read miss rate:    NaN% (0/0)
  Write miss rate:   NaN% (0/0)
  Total miss rate:   NaN% (0/0)
Instruction cache performance, both modes:
  Op fetches:        322026172
  Miss rate:         0.000% (448/322026172)
   Number of cycles executed (CPU 0): 322026172
Exception frequencies (global count):
  [  5]        1144  Window_Overflow
  [  6]        1143  Window_Underflow
Total: 2287 exceptions.
Profiler totals:  (this may take a while, you can interrupt with Ctrl-C)
  Instruction cache misses caused by program line  -->  448
  Cache misses (writes) caused by program line  -->  180334
  Cache misses (reads) caused by program line  -->  428061
  TLB misses passed on to Unix emulation  -->  5163
  Number of (taken) branches *to* the code block  -->  66167166
  Number of (taken) branches *from* the code block  -->  66167166
  Count of instruction execution (based on branch arcs)  -->  322026172
  Number of addresses from which instructions have been fetched  -->  407
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(gdb-simics) pstats
Statistics for cpu 0
Statistics vectors: (raw data)
User mode:
 44392  tlb misses passed on to OS emulation
 40527767  memory read operations
 18438148  memory write operations
 27  (internal) intermediate text pages allocated
 2246  simulated physical pages allocated
 328383680  number of instructions
 442392  i_cache_hit
 456  i_cache_miss
 238119  d_cache_read_hit
 453075  d_cache_read_miss
 92710  d_cache_write_hit
 180350  d_cache_write_miss
 631377  d_cache_replacement
Supervisor mode:
(Note: only non-zero statistic vector values are shown.)
Analysis of SuperSparc cache simulation for CPU 0:
(Dcache: 16 kbyte, 4-way set associative, 32-byte lines;
 Icache: 20 kbyte, 5-way set associative, 64-byte lines)
Memory statistics, user mode:
  Memory reads:      40527767 (68.73%)
  Memory writes:     18438148 (31.27%)
  I/O:               0 (0.00%)
  Total accesses:    58965916
Data cache performance, user mode: (ignores I/O accesses)
  Read miss rate:    1.118% (453075/40527767)
  Write miss rate:   0.978% (180350/18438148)
  Total miss rate:   1.074% (633425/58965916)
Memory statistics, supervisor mode:
  Memory reads:      0 (NaN%)
  Memory writes:     0 (NaN%)
  I/O:               0 (NaN%)
  Total accesses:    0
Data cache performance, supervisor mode: (ignores I/O accesses)
  Read miss rate:    NaN% (0/0)
  Write miss rate:   NaN% (0/0)
  Total miss rate:   NaN% (0/0)
Instruction cache performance, both modes:
  Op fetches:        328383680
  Miss rate:         0.000% (456/328383680)
   Number of cycles executed (CPU 0): 328383680
Exception frequencies (global count):
  [  5]        1144  Window_Overflow
  [  6]        1143  Window_Underflow
Total: 2287 exceptions.
Profiler totals:  (this may take a while, you can interrupt with Ctrl-C)
  Instruction cache misses caused by program line  -->  456
  Cache misses (writes) caused by program line  -->  180350
  Cache misses (reads) caused by program line  -->  453075
  TLB misses passed on to Unix emulation  -->  44392
  Number of (taken) branches *to* the code block  -->  66828529
  Number of (taken) branches *from* the code block  -->  66828529
  Count of instruction execution (based on branch arcs)  -->  328383680
  Number of addresses from which instructions have been fetched  -->  413
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User mode:
39256 tlb misses passed on to OS emulation
1103054  memory read operations
 100000 memory write operations
 6357508 number of instructions
 2068  i_cache_hit
 8  i_cache_miss
 25014 d_cache_read_miss
 16 d_cache_write_miss
 25030 d_cache_replacement
Supervisor mode:
Analysis of SuperSparc cache simulation for CPU 0:
(Dcache: 16 kbyte, 4-way set associative, 32-byte lines;
 Icache: 20 kbyte, 5-way set associative, 64-byte lines)
Memory statistics, user mode:
  Memory reads: 1103054 (91.7%)
  Memory writes: 100000 (8.3%)
  Total accesses: 1203054
Data cache performance, user mode: (ignores I/O accesses)
  Read miss rate: 2.26%  (25014/1103054)
  Write miss rate: 0.016% (16/100000)
  Total miss rate: 2.08%  (25030/1203054)
Instruction cache performance, both modes:
  Op fetches:        => ca. 64 instructions/lookup
  Miss rate: 0.000%  (8/6357508)
  Number of cycles executed (CPU 0): 6357508
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